Constraints on parallelism beyond 10 instructions per cycle
Cleary, J.G., Littin, R.H., McWha, D.J.A. & Pearson, M.W. (1997). Constraints on parallelism beyond 10 instructions per cycle. (Working paper 97/27). Hamilton, New Zealand: University of Waikato, Department of Computer Science.
Permanent Research Commons link: https://hdl.handle.net/10289/1123
The problem of extracting Instruction Level Parallelism at levels of 10 instructions per clock and higher is considered. Two different architectures which use speculation on memory accesses to achieve this level of performance are reviewed. It is pointed out that while this form of speculation gives high potential parallelism it is necessary to retain execution state so that incorrect speculation can be detected and subsequently squashed. Simulation results show that the space to store such state is a critical resource in obtaining good speedup. To make good use of the space it is essential that state be stored efficiently and that it be retired as soon as possible. A number of techniques for extracting the best usage from the available state storage are introduced.
Computer Science, University of Waikato
- 1997 Working Papers